Datasheet4U Logo Datasheet4U.com

DS90UH941AS-Q1 - 2K DSI to FPD-Link III Bridge Serializer

General Description

AEC-Q100 qualified for automotive applications with the following results: Device temperature grade 2: 40℃ to +105℃ ambient operating temperature Supports pixel clock frequency up to 210 MHz for 3K (2880x1620) at 30Hz, QXGA (2048x1536), 2K (2880x1080), WUXGA (

Key Features

  • 3.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS90UR124 DC-Balanced 24-Bit LVDS Serializer/Deserializer National Semiconductor
DS90UR124Q 5-43 MHz DC-Balanced 24-Bit FPD-Link Serializer/Deserializer National Semiconductor
DS90UR241 DC-Balanced 24-Bit LVDS Serializer/Deserializer National Semiconductor
DS90UR241Q 5-43 MHz DC-Balanced 24-Bit FPD-Link Serializer/Deserializer National Semiconductor
DS90UR905Q 5 - 65 MHz 24-bit Color FPD-Link Serializer/Deserializer National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
DS90UH940-Q1 1080p FPD-Link3 to CSI-2 Deserializer
DS90UH947-Q1 1080p OpenLDI to FPD-Link3 serializer
DS90UH948-Q1 2K FPD-Link3 to OpenLDI Deserializer
DS90UH949-Q1 1080p HDMI to FPD-Link3 Bridge Serializer
DS90UH925AQ-Q1 720p 24-bit Color FPD-Link3 Serializer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.ti.com DS90UH941AS-Q1 SNLS633B – MAY 2019 – RDEVSIS9E0DUJHA9N4U1AARYS2-Q0211 SNLS633B – MAY 2019 – REVISED JANUARY 2021 DS90UH941AS-Q1 2K DSI to FPD-Link III Bridge Serializer with Video Splitting and HDCP 1 Features 3 Description • AEC-Q100 qualified for automotive applications with the following results: – Device temperature grade 2: −40℃ to +105℃ ambient operating temperature • Supports pixel clock frequency up to 210 MHz for 3K (2880x1620) at 30Hz, QXGA (2048x1536), 2K (2880x1080), WUXGA (1920x1200), or 1080p60 (1920x1080) resolutions with 24-bit color depth • MIPI D-PHY / Display Serial Interface (DSI) receiver provides a high-bandwidth interface to video processor or FPGA – Dual DSI input ports with up to 4 data lanes each – Up to 1.